

a signal generator generating a plurality of output signals at a plurality of respective time intervals; and

2. The signaling device of claim 1, further comprising a plurality of output buffers respectively outputting a plurality of substantially uniformly time spaced channel signals based on respective ones of said plurality of time interval control units.

3. The signaling device of claim 2, wherein said signal generator further comprises a first plurality of delay cells respectively generating the plurality of output signals.

4. The signaling device of claim 3, wherein said plurality of time interval control units are a second plurality of delay cells used to delay respective ones of the

SUB 7  
B'

[illegible]

6. The signaling device of claim 5, further comprising a plurality of charge pump units respectively coupled to said plurality of delay comparators, wherein each charge pump unit converts the individual control signals produced by said plurality of delay comparators into a compatible form used by the second plurality of delay cells.

7. The signaling device of claim 4, wherein said first plurality of delay cells are in a ring oscillator used in a phase locked loop (PLL)-based multi-phase clock generator system.

8. The signaling device of claim 4, wherein said first plurality of delay cells are in a delay line used in a delay locked loop (DLL)-based system multi-phase clock generator system.

9. A time-interleaved architecture comprising:

a first set of delay cells arranged in series, wherein each of said first set of delay cells produces a delayed output signal; and

a second set of delay cells respectively coupled to ones of said first set of delay cells, each of said second set of delay cells receiving a delayed output signal produced by one of said first set of delay cells and outputting a channel output signal in response to the received delayed output signal;

wherein each of said second set of delay cells receives a unique control signal controlling the timing of the channel output signal output by each of said second set of delay cells.

10. The time-interleaved architecture as recited in claim 9, wherein a plurality of the unique control signals received by said second set of delay cells are based on unique combinations of the channel output signals output by said second set of delay cells, and wherein the unique control signals individually control the timing of the channel output signals so as to produce substantially uniform time spacing between transitions of the channel output signals.

11. The time-interleaved architecture as recited in claim 10, wherein a designated one of the unique control signals received by said second set of delay cells is aligned to an external reference clock.

5

12. The time-interleaved architecture as recited in claim 11, wherein the designated one of the unique control signals is output from a feedback loop in response to a designated one of the channel output signals output by one of said second set of delay cells.

10

13. The time-interleaved architecture as recited in claim 9, wherein each of said first set of delays cells is associated with at least two delay cells of said second set of delay cells.

15

14. The time-interleaved architecture as recited in claim 9, further comprising a set of output buffers, wherein each of said set of output buffers is respectively coupled to one of the delay cells in said second set of delay cells to buffer the channel output signal output by the one delay cell in said second set of delay cells.

15. The time-interleaved architecture as recited in claim 14, wherein the time-interleaved architecture is within an integrated electronic system permitting real-time calibration of the channel output signals output by said second set of delay cells.

SUB 7  
B'

5 16. A multi-phase clock generator system for generating a plurality of channel output signals for use in a multi-channel application, the multi-phase clock generator comprising:

09656763-090700  
10 a phase detector receiving both a reference clock signal and a first channel output signal provided by a first channel of the multi-channel application, said phase detector outputting directional control signals based on a comparison of output phases of the reference clock signal and the first channel output signal so as to align the first channel output signal with the reference clock signal;

a charge pump providing an output in response to the directional control signals generated by said phase detector;

15 a loop filter providing a filtered main output control signal corresponding to the output provided by said charge pump;

a first plurality of delay cells;

a plurality of output buffers, wherein at least one output buffer is paired with a respective one of said first plurality of delay cells, said plurality of output buffers  
20 respectively providing a plurality of channel output signals, including the first channel output signal;

SUB B. 7  
a second plurality of delay cells, each coupled between one of said first plurality of delay cells and a paired one of said plurality of output buffers, wherein each of said plurality of delay cells receives an individual delay control signal to control delay of the cell in providing an output signal to its associated output buffer; and

5 a calibration loop, coupled to said second plurality of delay cells, wherein said calibration loop includes a plurality of delay comparators, each delay comparator respectively outputting individual delay control signals for respective ones of said second plurality of delay cells.

10 17. The multi-phase clock generator as recited in claim 16, wherein the individual delay control signal received by each of said second plurality of delay cells is distinct and independent of each other to allow independent control of the delay of each of said second plurality of delay cells.

15 18. The multi-phase clock generator as recited in claim 17, wherein said first plurality of delay cells form a ring oscillator.

19. The multi-phase clock generator as recited in claim 18, wherein said first plurality of delay cells form a delay line in a delay locked loop (DLL).

SUB 17

20. The multi-phase clock generator as recited in claim 19, wherein all but a reference one of said first plurality of delay cells receives as its input channel output signals from said plurality of output buffers, wherein the reference one of said first plurality of delay cells receiving as its input the reference clock signal.

5

21. The multi-phase clock generator as recited in claim 20, wherein each one of said plurality of delay comparators receiving as an input a different combination of the plurality of channel output signals output by said plurality of output buffers so as to provide simultaneous and independent control of the delay of each of said second plurality of delay cells.

10

22. A method of calibrating a plurality of channel output signals of a multi-phase clock generator having a first plurality of delay cells paired with at least one of a plurality of output buffers, and a second plurality of delay cells respectively receiving channel output signals from the first plurality of delay cells and outputting the channel output signals to respective ones of the plurality of output buffers, the method comprising the steps of:

15

phase aligning a first one of the plurality of channel output signals to an external reference clock; and

Full  
at  
once

SUB 7  
B.

24. The method of calibrating as recited in claim 23, wherein said individually controlling step further comprises the step of comparing unique combinations of channel output signals from the plurality of output buffers to provide distinct voltage control signals for all but one of the second plurality of delay cells.

25. A method of providing a plurality of clock signals, the method comprising the steps of:

producing a series of delayed output signals; and

outputting a series of channel output signals in response to respective ones of the series of delayed output signals; and



individually controlling the output of each of the series of channel output signals to produce precise timing of each channel output signal output in said outputting step.

SUB  
B. 7

5           26. The method of providing a plurality of clock signals as recited in claim 25, wherein said individually controlling step involves individually controlling the output of each of the series of channel output signals to produce a series of uniformly spaced clock signals.

10           27. The method of providing a plurality of clock signals as recited in claim 25, wherein said individually controlling step aligns at least one of the channel output signals to a reference clock.

15           28. The method of providing a plurality of clock signals as recited in claim 27, wherein said individually controlling step aligns the at least one of the channel output signals to a reference clock using an output from a feedback loop comparing the at least one channel output signal and the reference clock signal.

09656763-090700

SUB  
B.17

29. The method of providing a plurality of clock signals as recited in claim 26, wherein said individually controlling step controls the output of a plurality of the series of channel output signals based on different channel output signals.

5

30. The method of providing a plurality of clock signals as recited in claim 29, wherein said individually controlling step controls the output of each of the series of channel output signals based on different combinations of channel output signals.

09656763-090700